1/28

<u>131</u>

 $IP1 = J710M0_PORT$

INSTANCE = XXXX

a: DETAILED SPECIFICS 1

b:MANUAL 1

c:SPECIFICATION 1

d:DESIGN 1

FIG. 3

<u>132</u>

	Pn0UT	PnIN	PnDIR	PnPLU
PORTn	ADDRESS	ADDRESS	ADDRESS	ADDRESS
	MSBLSB	MSBLSB	MSBLSB	MSBLSB
0				
1				

REGISTER NAME	DESCRIPTIONS (WITH PnDIR)	DESCRIPTIONS (WITHOUT P _n DIR)
P _n OUT	TO OUTPUT DATA TO A TERMINAL, SET THE CONTROL FLAG OF THE DIRECTION CONTROL REGISTER (PnDIR) FOR THE PORT n TO 1 AND WRITE THE DATA ON THE OUTPUT REGISTER (PnOUT) FOR THE PORT n.	TO OUTPUT DATA TO A TERMINAL, WRITE THE DATA ON THE OUTPUT REGISTER (PhOUT) FOR THE PORT n.
PnIN	TO READ THE DATA INPUTTED TO THE TERMINAL, SET THE CONTROL FLAG OF THE DIRECTION CONTROL REGISTER (PhDIR) FOR THE PORT n TO 0 AND READ OUT THE VALUE OF THE INPUT REGISTER (PnIN) FOR THE PORT n.	TO READ THE DATA INPUTTED TO THE TERMINAL, READ OUT THE VALUE OF THE INPUT REGISTER (PnIN) FOR THE PORT n.
PnDIR	IN THE PORT n, INPUT/OUTPUT DIRECTIONS CAN BE CONTROLLED ON A BIT-BY-BIT BASIS BY THE DIRECTION CONTROL REGISTER (PnDIR) FOR THE PORT n. WHEN THE CONTROL FLAG OF THE DIRECTION CONTROL REGISTER (PnDIR) FOR THE PORT n. INDICATES 1, AN OUTPUT MODE RESULTS, AND WHEN THE CONTROL FLAG INDICATES 0, AN INPUT MODE RESULTS.	1
PnPLU	IN THE PORT n, PRESENCE OR ABSENCE OF A PULL-UP RESISTOR CAN BE SELECTED ON A BIT-BY-BIT BASIS BY THE PULL-UP RESISTOR CONTROL REGISTER (PnPLU) FOR THE PORT n. WHEN THE CONTROL FLAG OF THE PULL-UP RESISTOR CONTROL REGISTER (PnPLU) OF THE PORT n IS SET TO 1, A PULL-UP RESISTOR IS ADDED.	11

Pnm


134

μА K S > 0.2V_{DD} V_{DD} 180 +5 0.6 06 0.8V_{DD} V_{ss} 2. 4 36 $V_{IN} = 1.2 \text{ V}$ WITHOUT PULL-UP RESISTOR WITH PULL-UP RESISTOR $I_{OH} = -300 \mu A$ МA VIN =0~VDD 1.6 | or = **_** V_{OH} Vol Д Н ¥ < INPUT LEAKAGE CURRENT PULL-UP RESISTOR OUTPUT VOLTAGE HIGH LEVEL OUTPUT VOLTAGE LOW LEVEL INPUT VOLTAGE HIGH LEVEL INPUT VOLTAGE LOW LEVEL

135

				_	_((_				
TERMINAL		p0in0))		p1in7		
INSTANCE									
MODULE		J710MO_PORT			((J710MO_PORT		
TERMINAL	p0out0		pOdirO	0n d0d))	plout7		p1dir7	7n1ata
-									
MODULE	J710MO_PORT		J710MO_PORT	J710MO_PORT	((J710MO_PORT		J710MO_PORT	J710M0 PORT
	INSTANCE TERMINAL MODULE INSTANCE	INSTANCE TERMINAL MODULE INSTANCE pOout0	INSTANCE	INSTANCE	INSTANCE TERMINAL MODULE INSTANCE p0out0 J710M0_PORT p0 p0dir0 p0plu0 p0plu0	INSTANCE TERMINAL MODULE INSTANCE p0out0 J710M0_PORT p0 p0dir0 p0plu0 p0plu0	INSTANCE TERMINAL MODULE INSTANCE TERMINAL p0out0 J710M0_PORT p0in0 p0dir0 p0plu0 p0in0 p1out7 p1out7 p1out7	INSTANCE TERMINAL MODULE INSTANCE TERMINAL p0out0 J710M0_PORT p0in0 p0dir0 t0plu0 t0plu0 p1out7 J710M0_PORT p1in7	INSTANCE TERMINAL MODULE INSTANCE TERMINAL p0out0 J710M0_PORT p0in0 p0dir0 \$\infty\$ p0in0 p0plu0 \$\infty\$ p1out7 p1dir7 J710M0_PORT p1in7

FIG. 7







FIG. 8






FIG. 10

<u>170a</u>

IP2=J20211_AM13

INSTANCE=

CPU

a: DETAILED SPECIFICS 2

b: MANUAL 2

c: SPECIFICATION 2

d:DESIGN2

IP3=J71051_IRQ

INSTANCE = IRQ

a: DETAILED SPECIFICS3

b: MANUAL3

c: SPECIFICATION 3

d: DESIGN3

 $IP1 = J710M0_PORT$

INSTANCE = PORT

a: DETAILED SPECIFICS 1

b: MANUAL1

c: SPECIFICATION 1

d: DESIGN1

 $IP4 = J710D0_TM8$

INSTANCE = TM8

a: DETAILED SPECIFICS4

b:MANUAL4

c:SPECIFICATION 4

d:DESIGN4

FIG. 12

<u>170b</u>

	Pn0UT	PnIN	PnDIR	PnPLU
PORTn	ADDRESS	ADDRESS	ADDRESS	ADDRESS
,	MSBLSB	MSBLSB	MSBLSB	MSBLSB
	3F10	3F20	3F30	3F40
0	01111111	01111111	01111111	01111111
4	3F11	3F21	NOT	3F41
	00011111	00011111		00011111

111

<section><heading> DESCRIPTIONS FOR PORT 0 </heading>

<section position ="square">

<heading>SETTING OF GENERAL-PURPOSE PORT</heading>

<para>TO OUTPUT DATA TO A TERMINAL, SET THE CONTROL FLAG OF
THE DIRECTION CONTROL REGISTER (PODIR) FOR THE PORT O TO 1
AND WRITE THE DATA ON THE OUTPUT REGISTER (POOUT) FOR THE
PORT O.

<para>TO READ THE DATA INPUTTED TO THE TERMINAL, SET THE
CONTROL FLAG OF THE DIRECTION CONTROL REGISTER (PODIR) FOR THE
PORT O TO O AND READ OUT THE VALUE OF THE INPUT REGISTER
(POIN) FOR THE PORT O.

<para>IN THE PORT O, PRESENCE OR ABSENCE OF A PULL-UP RESISTOR CAN
BE SELECTED ON A BIT-BY-BIT BASIS BY THE PULL-UP RESISTOR CONTROL
REGISTER (POPLU) FOR THE PORT O. WHEN THE CONTROL FLAG OF THE
PULL-UP RESISTOR CONTROL REGISTER (POPLU) OF THE PORT O IS SET TO
1, A PULL-UP RESISTOR IS ADDED.

</section> </section>

<section><heading>DESCRIPTIONS FOR PORT 1</heading>

<section position ="square">

<heading> SETTING OF GENERAL-PURPOSE PORT</heading>

<para>TO OUTPUT DATA TO A TERMINAL, WRITE THE DATA ON THE OUTPUT
REGISTER (P10UT) FOR THE PORT 1.

<para>TO READ THE DATA INPUTTED TO THE TERMINAL, READ OUT THE VALUE
OF THE INPUT REGISTER (P1IN) FOR THE PORT 1.

<para>IN THE PORT 1, PRESENCE OR ABSENCE OF A PULL-UP RESISTOR CAN
BE SELECTED ON A BIT-BY-BIT BASIS BY THE PULL-UP RESISTOR CONTROL
REGISTER (P1PLU) FOR THE PORT 1. WHEN THE CONTROL FLAG OF THE
PULL-UP RESISTOR CONTROL REGISTER (P1PLU) OF THE PORT 1 IS SET TO
1, A PULL-UP RESISTOR IS ADDED.

</section></section>

P 00


Η Ε
V IL
R_{IH} WITH PULL-UP RESISTOR $V_{IN} = 1.2 \text{ V}$
ILI
V_{OH} I $OH = -300 \mu A$
VoL I oL = 1.6 mA

P01

INPUT VOLTAGE HIGH LEVEL	HI >		0.8V _D D		aaA	>
INPUT VOLTAGE LOW LEVEL	V 1L		Vss		0.2V _{DD}	>
PULL-UP RESISTOR	R H	R_{IH} WITH PULL-UP RESISTOR $V_{IN} = 1.2 \text{ V}$	36	06	90 180 kΩ	ΚΩ
INPUT LEAKAGE CURRENT	I Li	I LI WITHOUT PULL-UP RESISTOR $V_{IN} = 0 \sim V_{DD}$			77	μА
OUTPUT VOLTAGE HIGH LEVEL	Vон	$V_{OH} = -300 \mu A$	2. 4			>
OUTPUT VOLTAGE LOW LEVEL	Nor	V_{OL} I $O_L = 1.6$ mA			9 .0	>

TERMINAL MODULE TO WHICH WIRING EXTENDS p0 i n0 p1in7 open open open out d: n a INSTANCE p0010 p00 i o p00 i o open PORT open open PORT J710MO_PORT J710M0_PORT MODULE iobuf iobuf iobuf open oben open TERMINAL MODULE FROM WHICH WIRING STARTS p1p1u7 00 l d0d p0out0 pOdir0 p1dir7 plout7 2. 0 INSTANCE p00io PORT PORT PORT **PORT** PORT PORT $\stackrel{\mathsf{\times}}{=}$ J710MO_PORT J710M0_PORT J710MO_PORT J710MO_PORT J710M0_PORT J710MO_PORT MODULE iobuf iobuf

FIG. 16



9

4.1 FUNCTIONS OF PORT 0

1.1 DESCRIPTIONS FOR PORT 0

■SETTING OF GENERAL-PURPOSE PORT

TO OUTPUT DATA TO A TERMINAL, SET THE CONTROL FLAG OF THE DIRECTION CONTROL REGISTER (PODIR) FOR THE PORT 0 TO 1 AND WRITE THE DATA ON THE OUTPUT REGISTER (POOUT) FOR THE PORT 0.

TO READ THE DATA INPUTTED TO THE TERMINAL, SET THE CONTROL FLAG OF THE DIRECTION CONTROL REGISTER (PODIR) FOR THE PORT 0 TO 0 AND READ OUT THE VALUE OF THE INPUT REGISTER (POIN) FOR THE PORT 0.

IN THE PORT 0, INPUT/OUTPUT DIRECTIONS CAN BE CONTROLLED ON A BIT—BY-BIT BASIS BY THE DIRECTION CONTROL REGISTER (PODIR) FOR THE PORT 0. WHEN THE CONTROL FLAG OF THE DIRECTION CONTROL REGISTER (PODIR) FOR THE PORT 0 INDICATES 1, AN OUTPUT MODE RESULTS, AND WHEN THE CONTROL FLAG INDICATES 0, AN INPUT MODE RESULTS.

IN THE PORT 0, PRESENCE OR ABSENCE OF A PULL-UP RESISTOR CAN BE SELECTED ON A BIT-BY-BIT BASIS BY THE PULL-UP RESISTOR CONTROL REGISTER (POPLU) FOR THE PORT 0. WHEN THE CONTROL FLAG OF THE PULL-UP RESISTOR CONTROL REGISTER (POPLU) OF THE PORT 0 IS SET TO 1, A PULL-UP RESISTOR IS ADDED.


C	X,	J
T		+
C		•
г		
	T	4

PAGE 10		LINO	:	;	>	۲ ک	μА	:	>
1	/ O=	ALUE MAX- IMUM		ДОЛ	0.2V _{DD}	180	+2		0.6
1567 GES IN ICATION	:3 V Vss	ALLOWABLE VALUE MIN- STAND- MAX- MUM ARD IMUM				06			
MN1234567 ALL PAGES IN SPECIFICATION	°C V _{DD} =	ALLOW MIN- S IMUM		0.8V _{DD}	V ss	36		2. 4	
PRODUCT SPECIFICATION	Ta=-40°C~+85°C V _{DD} =3 V V _{SS} =0 V	CONDITION				WITH PULL-UP RESISTOR $V_{IN} = 1.2 \text{ V}$	WITHOUT PULL-UP RESISTOR $V_{IN} = 0 \sim V_{DD}$	I _{OH} = -300 μA	I o _L = 1.6 mA
	ERISTICS	ABBREVI ATION		HI V	V IL	R H	ı I	V _{он}	VoL
	C. ELECTRIC CHARACTER	ITEM	P00	INPUT VOLTAGE HIGH LEVEL	INPUT VOLTAGE LOW LEVEL	PULL-UP RESISTOR	INPUT LEAKAGE CURRENT	OUTPUT VOLTAGE HIGH LEVEL	OUTPUT VOLTAGE LOW LEVEL

=

<u>12</u> ·

```
module SAMPLE (
P00,
P17);
                P00:
input
                P17;
input
                p00io_in_net0;
wire
                p17io_in_net7;
PORT_p0dir0_net8;
PORT_p0out0_net9;
PORT_p0plu0_net10;
wire
wire
wire
wire
                PORT_p1dir7_net53;
PORT_p1out7_net54;
PORT_p1plu7_net55;
wire
wire
wire
iobuf p00io (
. io (P00),
in (p00io_in_net0),
dir (P0RT_p0dir0_net8),
out (P0RT_p0out0_net9),
plu (P0RT_p0plu0_net10));
```






FIG. 21






FIG. 22





900

FIG. 25

IP MANAGEMENT DATA	VERSION
IP1	Ver 1
IP2	Ver 2
IP3	Ver 2
IP4	Ver 3

FIG. 26 START S1005 **SELECTION OF** S1000 **DETECTION OF INSET A OR B TO LOCATIONS IN BE TRANSLATED** X AND Y DIRECTIONS S1001 S1006 **DETERMINATION DETERMINATION OF** OF TRANSLATION COORDINATES **AMOUNT** S1007 S1002 **DETERMINATION OF** PREPARATION OF **COORDINATES AFTER DATA TABLE** TRANSLATION S1008 S1003 **DETECTION OF** NO **OVERLAP** CHECKED? 3 YES S1004 NO **CORRECTION?** (END) YES (END)




FIG. 28

714 BEFORE CORRECTIONS




FIG. 29

902 BEFORE CORRECTIONS

	LOCATION INFOR- MATION1	LOCATION INFOR- MATION2	LOCATION INFOR- MATION3	LOCATION INFOR- MATION4
INSET 1	A1 (2, 3)	A2 (2, 9)	A3 (7,9)	A4 (7, 3)
INSET 2	B1 (5,8)	B2 (5, 14)	B3 (10, 14)	B4 (10,8)

FIG. 30

902 AFTER CORRECTIONS

	LOCATION INFOR- MATION1	LOCATION INFOR- MATION2	LOCATION INFOR- MATION3	LOCATION INFOR- MATION4
INSET 1	A1 (2, 3)	A2 (2, 9)	A3 (7, 9)	A4 (7, 3)
INSET 2	B1 (5, 11)	B2 (5, 17)	B3 (10, 17)	B4 (10, 11)

714 AFTER CORRECTIONS

